Chapter 6
Storage & Other I/O

5 components of a Computer

- Processor (active)  
  - Control ("brain")
  - Datapath ("brawn")

- Memory (passive)  
  (where programs, data live when running)

- Devices  
  - Input
  - Output

- Keyboard, Mouse, Disk (where programs, data live when not running)
- Display, Printer
6.1 Motivation for Input/Output

• I/O is how humans interact with computers
• I/O gives computers long-term memory.
• I/O lets computers do amazing things.

• Computer without I/O like a car without wheels; great technology, but won’t get you anywhere

Introduction

• I/O devices can be characterized by
  – Behaviour: input, output, storage
  – Partner: human or machine
  – Data rate: bytes/sec, transfers/sec

• I/O bus connections
Interfacing Processors and Peripherals

I/O System Characteristics

- Dependability is important
  - Particularly for storage devices
- Performance measures
  - Latency (response time)
  - Throughput (bandwidth)
- Desktops & embedded systems
  - Mainly interested in response time & diversity of devices
- Servers
  - Mainly interested in throughput & expandability of devices
### I/O Devices - Very diverse

**I/O Speed:** bytes transferred per second  
(from mouse to display: million-to-1)

<table>
<thead>
<tr>
<th>Device</th>
<th>Behavior</th>
<th>Partner</th>
<th>Data Rate (KBytes/s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Keyboard</td>
<td>Input</td>
<td>Human</td>
<td>0.01</td>
</tr>
<tr>
<td>Mouse</td>
<td>Input</td>
<td>Human</td>
<td>0.02</td>
</tr>
<tr>
<td>Voice output</td>
<td>Output</td>
<td>Human</td>
<td>5.00</td>
</tr>
<tr>
<td>Floppy disk</td>
<td>Storage</td>
<td>Machine</td>
<td>50.00</td>
</tr>
<tr>
<td>Laser Printer</td>
<td>Output</td>
<td>Human</td>
<td>100.00</td>
</tr>
<tr>
<td>Magnetic Disk</td>
<td>Storage</td>
<td>Machine</td>
<td>10,000.00</td>
</tr>
<tr>
<td>Network-LAN</td>
<td>I or O</td>
<td>Machine</td>
<td>10,000.00</td>
</tr>
<tr>
<td>Graphics Display</td>
<td>Output</td>
<td>Human</td>
<td>30,000.00</td>
</tr>
</tbody>
</table>

### 6.3 Disk Storage

- Head
- Actuator
- Spindle
- Platters (12)
6.3 Disk Storage

- Nonvolatile, rotating magnetic storage

Disk Drives

A Magnetic Disk with Three Platters

Sector org.

10 bytes header 512 Bytes data 12 bytes ECC
Disk Drives

Disk Device Terminology

- Several **platters**, with information recorded magnetically on both **surfaces** (usually)
- Bits recorded in **tracks**, which in turn divided into **sectors** (e.g., 512 Bytes); **error correction code** per sector to find and correct errors
- **Actuator** moves **head** (end of **arm**) over track (“**seek**”), wait for **sector** rotate under **head**, then read or write
Disk Sectors and Access

- Each sector records
  - Sector ID
  - Data (512 bytes, 4096 bytes proposed)
  - Error correcting code (ECC)
    - Used to hide defects and recording errors
  - Synchronization fields and gaps

- Access to a sector involves
  - Queuing delay if other accesses are pending
  - Seek: move the heads
  - Rotational latency
  - Data transfer, Controller overhead

Disk drive capacities

- A high-capacity disk drive may have 512 bytes per sector, 1,000 sectors per track, 5,000 tracks per surface, and 8 platters. The total capacity of this drive is

\[
C = 512 \text{ bytes/sector} \times 1000 \text{ sectors/track} \times 5000 \text{ tracks/surface} \times 8 \text{ platters} \times 2 \text{ surfaces/platter} = 38 \text{ GB.}
\]
Disk Device Performance

- Disk Latency = Seek Time + Rotation Time + Transfer Time + Controller Overhead

  - Seek Time depends on no. tracks move arm, seek speed of disk
  - Rotation Time depends on speed disk rotates, how far sector is from head
  - Transfer Time depends on data rate (bandwidth) of disk (bit density), size of request

Disk drive speeds

- To access data:
  - seek: position head over the proper track (8 to 20 ms. avg.)
  - rotational latency: wait for desired sector (.5 / RPM)
  - transfer: grab the data (one or more sectors) 2 to 15 MB/sec
    - Controller time: overhead the controller imposes in I/O access.

- Disk Read Time = Average seek time + average rotational delay + transfer time + controller overhead

- What is the average time to read or write a 512-byte sector for a typical disk rotating at 5400 RPM? The average seek time is 12 ms, the transfer rate 5MB/sec, and the controller overhead is 2ms.

- Rotational delay = 0.5 rotation/5400RPM = 5.6 ms
- 12ms + 5.6ms + 0.5KB/5MB/sec + 2ms = 19.7 ms
Another Disk Access Example

• Given
  — 512B sector, 15,000rpm, 4ms average seek time, 100MB/s transfer rate, 0.2ms controller overhead, idle disk
• Average read time
  — 4ms seek time
    + ½ / (15,000/60) = 2ms rotational latency
    + 512 / 100MB/s = 0.005ms transfer time
    + 0.2ms controller delay
    = 6.2ms
• If actual average seek time is 1ms
  — Average read time = 3.2ms

Disk Performance Issues

• Manufacturers quote average seek time
  — Based on all possible seeks
  — Locality and OS scheduling lead to smaller actual average seek times
• Smart disk controller allocate physical sectors on disk
  — Present logical sector interface to host
    — SCSI, ATA, SATA
• Disk drives include caches
  — Prefetch sectors in anticipation of access
  — Avoid seek and rotational delay
6.4 Flash Storage

- Nonvolatile semiconductor storage
  - is a type of EEPROM chip (Electronically Erasable Programmable Read Only Memory).
  - 100× – 1000× faster than disk
  - Smaller, lower power, more robust
  - But more $/GB (between disk and DRAM)

Example Use

- Your computer’s BIOS chip
- CompactFlash (most often found in digital cameras)
- SmartMedia (most often found in digital cameras)
- Memory Stick (most often found in digital cameras)
- PCMCIA Type I and Type II memory cards (used as solid-state disks in laptops)
- Memory cards for video game consoles, Cellular phone, Video/Music player
- Computer replacing hard drive?
Characteristics

<table>
<thead>
<tr>
<th>Characteristics</th>
<th>Kingston SecureDigital (SD) SD4/8 GB</th>
<th>Transcend Type I CompactFlash TS16GCF133</th>
<th>RiDATA Solid State Disk 2.5 inch SATA</th>
</tr>
</thead>
<tbody>
<tr>
<td>Formatted data capacity (GB)</td>
<td>8</td>
<td>18</td>
<td>32</td>
</tr>
<tr>
<td>Bytes per sector</td>
<td>512</td>
<td>512</td>
<td>512</td>
</tr>
<tr>
<td>Data transfer rate (read/write MB/sec)</td>
<td>4</td>
<td>20/18</td>
<td>68/50</td>
</tr>
<tr>
<td>Power operating/standby (W)</td>
<td>0.66/0.15</td>
<td>0.66/0.15</td>
<td>2.1/—</td>
</tr>
<tr>
<td>Size: height x width x depth (inches)</td>
<td>0.94 x 1.26 x 0.08</td>
<td>1.43 x 1.68 x 0.13</td>
<td>0.35 x 2.75 x 4.00</td>
</tr>
<tr>
<td>Weight in grams (454 grams/pound)</td>
<td>2.5</td>
<td>11.4</td>
<td>52</td>
</tr>
<tr>
<td>Mean time between failures (hours)</td>
<td>&gt;1,000,000</td>
<td>&gt;1,000,000</td>
<td>&gt;4,000,000</td>
</tr>
<tr>
<td>GB/cu. in., GB/watt</td>
<td>84 GB/cu.in., 12 GB/W</td>
<td>51 GB/cu.in., 24 GB/W</td>
<td>8 GB/cu.in., 16 GB/W</td>
</tr>
<tr>
<td>Best price (2008)</td>
<td>~ $30</td>
<td>~ $70</td>
<td>~ $300</td>
</tr>
</tbody>
</table>

A Flash Memory Cell

- A cell has two transistors (Control and Floating Gates) at each intersection. The floating gate’s only link to the row, or wordline, is through the control gate.
- As long as this link is in place, the cell has a value of 1. To change the value to a 0 requires a curious process called **Fowler-Nordheim tunneling**.
How Flash Memory works?

- Tunneling is used to alter the placement of electrons in the floating gate. An electrical charge, is applied to the floating gate. The charge comes from the column, or bitline, enters the floating gate and drains to a ground. This charge causes the floating-gate transistor to act like an electron gun. The excited electrons are pushed through and trapped on other side of the thin oxide layer, giving it a negative charge.

A special device called a cell sensor monitors the level of the charge passing through the floating gate. If the flow through the gate is above the 50 percent threshold, it has a value of 1. When the charge passing through drops below the 50-percent threshold, the value changes to 0. A blank EEPROM has all of the gates fully open, giving each cell a value of 1.
Flash Types

• NOR flash: bit cell like a NOR gate
  – Random read/write access
  – Used for instruction memory in embedded systems

• NAND flash: bit cell like a NAND gate
  – Denser (bits/area), but block-at-a-time access
  – Cheaper per GB
  – Used for USB keys, media storage, ...

• Flash bits wears out after 1000's of accesses
  – Not suitable for direct RAM or disk replacement
  – Wear leveling: remap data to less used blocks

Characteristics of NOR and NAND

<table>
<thead>
<tr>
<th>Characteristics</th>
<th>NOR Flash Memory</th>
<th>NAND Flash Memory</th>
</tr>
</thead>
<tbody>
<tr>
<td>Typical use</td>
<td>BIOS memory</td>
<td>USB key</td>
</tr>
<tr>
<td>Minimum access size (bytes)</td>
<td>512 bytes</td>
<td>2048 bytes</td>
</tr>
<tr>
<td>Read time (microseconds)</td>
<td>0.08</td>
<td>25</td>
</tr>
<tr>
<td>Write time (microseconds)</td>
<td>10.00</td>
<td>1500 to erase + 250</td>
</tr>
<tr>
<td>Read bandwidth (MBytes/second)</td>
<td>10</td>
<td>40</td>
</tr>
<tr>
<td>Write bandwidth (MBytes/second)</td>
<td>0.4</td>
<td>8</td>
</tr>
<tr>
<td>Wearout (writes per cell)</td>
<td>100,000</td>
<td>10,000 to 100,000</td>
</tr>
<tr>
<td>Best price/GB (2008)</td>
<td>$65</td>
<td>$4</td>
</tr>
</tbody>
</table>
6.5 Interconnecting Components

- Need interconnections between
  - CPU, memory, I/O controllers
- Bus: shared communication channel
  - Parallel set of wires for data and synchronization of data transfer
  - Can become a bottleneck
- Performance limited by physical factors
  - Wire length, number of connections
- More recent alternative: high-speed serial connections with switches
  - Like networks

Bus Types

- Processor-Memory buses
  - Short, high speed
  - Design is matched to memory organization
- I/O buses
  - Longer, allowing multiple connections
  - Specified by standards for interoperability
  - Connect to processor-memory bus through a bridge
Bus Signals and Synchronization

- Data lines
  - Carry address and data
  - Multiplexed or separate
- Control lines
  - Indicate data type, synchronize transactions
- Synchronous
  - Uses a bus clock
- Asynchronous
  - Uses request/acknowledge control lines for handshaking

I/O Bus Examples

<table>
<thead>
<tr>
<th></th>
<th>Firewire</th>
<th>USB 2.0</th>
<th>PCI Express</th>
<th>Serial ATA</th>
<th>Serial Attached SCSI</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intended use</td>
<td>External</td>
<td>External</td>
<td>Internal</td>
<td>Internal</td>
<td>External</td>
</tr>
<tr>
<td>Devices per channel</td>
<td>63</td>
<td>127</td>
<td>1</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>Data width</td>
<td>4</td>
<td>2</td>
<td>2/lane</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>Peak bandwidth</td>
<td>50MB/s or 100MB/s</td>
<td>0.2MB/s, 1.5MB/s, or 60MB/s</td>
<td>250MB/s/lane 1x, 2x, 4x, 8x, 16x, 32x</td>
<td>300MB/s</td>
<td>300MB/s</td>
</tr>
<tr>
<td>Hot pluggable</td>
<td>Yes</td>
<td>Yes</td>
<td>Depends</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Max length</td>
<td>4.5m</td>
<td>5m</td>
<td>0.5m</td>
<td>1m</td>
<td>8m</td>
</tr>
<tr>
<td>Standard</td>
<td>IEEE 1394</td>
<td>USB Implementers Forum</td>
<td>PCI-SIG</td>
<td>SATA-IO</td>
<td>INCITS TC T10</td>
</tr>
</tbody>
</table>
Typical x86 PC I/O System

I/O Management

- I/O is mediated by the OS
  - Multiple programs share I/O resources
    - Need protection and scheduling
  - I/O causes asynchronous interrupts
    - Same mechanism as exceptions
  - I/O programming is fiddly
    - OS provides abstractions to programs
6.6 Interfacing I/O to Memory, CPU

1. Polling
   - Check each I/O device in turn, schedule I/O work on appropriate idle devices
   - *Ask for device status* (busy, wait, idle, dead...)

2. Interrupt-Driven
   - On-demand request of I/O services
   - *Needs queue to save waiting I/O requests*

3. Direct Memory Access (DMA)
   - Direct I/O Device to Memory Transfer
   - *Very fast, used for large amounts of data* (e.g., video, imagery, audio)

---

Polling

- Periodically check I/O status register
  - If device ready, do operation
  - If error, take action
- Common in small or low-performance real-time embedded systems
  - Predictable timing
  - Low hardware cost
- In other systems, wastes CPU time
Interrupts

• When a device is ready or error occurs
  – Controller interrupts CPU
• Interrupt is like an exception
  – But not synchronized to instruction execution
  – Can invoke handler between instructions
  – Cause information often identifies the interrupting device
• Priority interrupts
  – Devices needing more urgent attention get higher priority
  – Can interrupt handler for a lower priority interrupt

I/O Data Transfer

• Polling and interrupt-driven I/O
  – CPU transfers data between memory and I/O data registers
  – Time consuming for high-speed devices
• Direct memory access (DMA)
  – OS provides starting address in memory
  – I/O controller transfers to/from memory autonomously
  – Controller interrupts on completion or error
DMA

DMA Transfer from Disk to Memory
Bypasses the CPU

I/O Commands

- I/O devices are managed by I/O controller hardware
  - Transfers data to/from device
  - Synchronizes operations with software
- Command registers
  - Cause device to do something
- Status registers
  - Indicate what the device is doing and occurrence of errors
- Data registers
  - Write: transfer data to a device
  - Read: transfer data from a device
Instruction Set Architecture for I/O

• What must the processor do for I/O?
  – Input: reads a sequence of bytes
  – Output: writes a sequence of bytes

• Memory mapped I/O
  – Registers are addressed in same space as memory
  – Address decoder distinguishes between them
  – OS uses address translation mechanism to make them only accessible to kernel

• I/O instructions
  – Separate instructions to access I/O registers
  – Can only be executed in kernel mode
  – Example: x86